OpenCores
URL https://opencores.org/ocsvn/raytrac/raytrac/trunk

Subversion Repositories raytrac

[/] [raytrac] - Rev 156

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
156 Test Bench Beta 0.1 jguarin2002 4471d 20h /raytrac
155 Changes applied prior to testbenching using the script tb_compiler.py jguarin2002 4474d 21h /raytrac
154 rt_tb.vhd: This file will be used as the test bench main file jguarin2002 4477d 12h /raytrac
153 last modifications for tb_compiler.py compliance jguarin2002 4477d 12h /raytrac
152 Test bench oriented modifications jguarin2002 4481d 14h /raytrac
151 Previous Work to generate test benching jguarin2002 4540d 10h /raytrac
150 First Beta of RayTrac for a total size of 3874 lcells. Great Result\! jguarin2002 4554d 07h /raytrac
149 Results Queue writing signals set on a single standard logic vector rather than in individual bits jguarin2002 4554d 10h /raytrac
148 Added an extra stage for the C.D DataPath so it takes the same ammount of clocks to calculate as A.B jguarin2002 4554d 10h /raytrac
147 Added Interruption Machine, supporting Result Queue Full and End Of Instruction event notifications. Memblock Adjustments. In the Data Path Control circuit an Interrupt pero Instruction type was decodified. jguarin2002 4556d 22h /raytrac
146 Interruption Machine jguarin2002 4564d 16h /raytrac
145 State machine and counters finishedifconfigifconfigifconfig! Now gather components to obtain RAYTRACifconfigifconfig jguarin2002 4569d 06h /raytrac
144 The commented part of DPC was erased, and no longer needed. jguarin2002 4576d 10h /raytrac
143 working on result queue sync decoding signals jguarin2002 4581d 02h /raytrac
142 Additions for the State Machine jguarin2002 4586d 00h /raytrac
141 Syncing: its awful work: input adresses decoded to include the instructions queue also.... jguarin2002 4653d 02h /raytrac
140 Syncing: its awful work..... jguarin2002 4653d 07h /raytrac
139 Sync jguarin2002 4664d 22h /raytrac
138 enabled ena on memblock and dpc, also changed the instruction and result memories to queued schemes jguarin2002 4669d 13h /raytrac
137 Syncing with enables and eleminated all the register outputs since none block should carry on a register output jguarin2002 4675d 14h /raytrac

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.