OpenCores
URL https://opencores.org/ocsvn/rio/rio/trunk

Subversion Repositories rio

[/] [rio/] [tags/] [1.0.1-release] - Rev 30

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Changing name tags/1.0.1 to tags/1.0.1-release. magro732 3575d 05h /rio/tags/1.0.1-release
29 Fixed bug in RioSwitch internal Wishbone interconnects. magro732 3575d 07h /rio/tags/1.0.1
28 Correcting bug in RioSwitch.vhd internal Wishbone interconnect.
Modifying an existing test case in TestRioSwitch.vhd to provoke the error.
magro732 3575d 07h /rio/trunk
25 Correcting compiler errors in TestRioPcsUart.vhd magro732 3744d 00h /rio/trunk
24 Changing errornous use statement. magro732 3744d 00h /rio/trunk
20 Adding software C-stack and matching VHDL modules. magro732 3925d 20h /rio/trunk
9 Adding the recently written PCS code, which connects the RioSerial to the Virtex-6 GTX-Quad (4-Lane SerDes) azdem 4015d 07h /rio/trunk
8 Adding signal descriptions in comments. magro732 4058d 20h /rio/trunk
7 Adding missing generic parameters to RioPacketBuffer. magro732 4146d 00h /rio/trunk
6 Adding RioWbBridge. Sorry, no testbench for this one. magro732 4146d 02h /rio/trunk
5 Uploading primitive documentation. magro732 4152d 18h /rio/trunk
4 Adding protocol engine implementing the hardware independent parts of the LP-serial physical specification. magro732 4175d 08h /rio/trunk
3 Adding RioPacketBuffer and testbench. magro732 4176d 00h /rio/trunk
2 Adding RioSwitch and testbench. magro732 4176d 01h /rio/trunk
1 The project and the structure was created root 4177d 08h /rio/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.