OpenCores
URL https://opencores.org/ocsvn/rise/rise/trunk

Subversion Repositories rise

[/] [rise/] [trunk/] [vhdl/] [tb_rlu_unit.vhd] - Rev 151

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
148 New directory structure. root 5589d 17h /rise/trunk/vhdl/tb_rlu_unit.vhd
71 Added RISE_PACK_SPECIFIC containing either
- constants declarations for synthesis or
- enumeration types for simulation
jlechner 6375d 23h /rise/trunk/vhdl/tb_rlu_unit.vhd
42 Modified input signals for register locking (testbench modifications):
Since id-stage and write-back-stage may have to lock or unlock two registers in one cycle
there are now seperate locking and unlocking adress inputs (two ports for locking/ two for unlocking).
jlechner 6377d 03h /rise/trunk/vhdl/tb_rlu_unit.vhd
8 Implementation of execute stage and register lock unit. Some changes im RISE package. jlechner 6389d 07h /rise/trunk/vhdl/tb_rlu_unit.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.