OpenCores
URL https://opencores.org/ocsvn/rtf65002/rtf65002/trunk

Subversion Repositories rtf65002

[/] [rtf65002/] [trunk/] [rtl/] [verilog/] [rtf65002_alu.v] - Rev 38

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 - updated to support the 65c816 opcodes robfinch 3849d 05h /rtf65002/trunk/rtl/verilog/rtf65002_alu.v
36 - missing TRB/TSB instructions in 32 bit mode added robfinch 3998d 00h /rtf65002/trunk/rtl/verilog/rtf65002_alu.v
35 - several bug fixes
- mul,mod,div immediates mode than 8 bits
- page two opcode fix on cache miss
- setting upper pc bits in emulation mode (store)
robfinch 4044d 16h /rtf65002/trunk/rtl/verilog/rtf65002_alu.v
32 - many changes
- new instructions
- code reorganization
robfinch 4055d 06h /rtf65002/trunk/rtl/verilog/rtf65002_alu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.