OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [host/] [Makefile] - Rev 52

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Latest S/W changes to both the host and ZipOS software dgisselq 2883d 01h /s6soc/trunk/sw/host/Makefile
45 S6SoC 8-bit support dgisselq 2902d 02h /s6soc/trunk/sw/host/Makefile
19 Addition of dumpuart.cpp to dump the UART transactions to a FILE (method of
debugging the board). FLASHDRVR and ZIPLOAD were also updated to handle
loading ELF files where the code is longer than a single block.
dgisselq 3209d 01h /s6soc/trunk/sw/host/Makefile
12 The UART and PWM audio now work. This includes the changes to make that
happen, as well as the source code for some UART and PWM demo programs.
dgisselq 3215d 16h /s6soc/trunk/sw/host/Makefile
11 Runs on hardware now! Added proper pinouts, pipelined wishbone command
interface sufficient for loading the flash, a loader to load the flash,
and verified that they work.
dgisselq 3216d 14h /s6soc/trunk/sw/host/Makefile
8 First pseudo-running version. The alternate configuration (not the main one)
has been initially tested. wbregs works for reading/writing registers,
so it is now possible to test the peripherals.
dgisselq 3221d 15h /s6soc/trunk/sw/host/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.