OpenCores

URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw] - Rev 20

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
20	This linker description file acknowledges a .fixdata section which can be used for debug data upon startup. This allows a startup function to write all registers out, without destroying them or modifying them on the way.	dgisselq	3006d 14h	/s6soc/trunk/sw
19	Addition of dumpuart.cpp to dump the UART transactions to a FILE (method of debugging the board). FLASHDRVR and ZIPLOAD were also updated to handle loading ELF files where the code is longer than a single block.	dgisselq	3006d 14h	/s6soc/trunk/sw
15	Adds a new program and a new device: doorbell2 and the PmodCLS display. This also includes a real-time clock simulator--since we couldn't fit it on the board.	dgisselq	3012d 08h	/s6soc/trunk/sw
14	Modified the loader so that it will load even if there are RAM variables in the load, just as long as they aren't anything but zero. (The startup code, however, doesn't clear memory to match--so be sure to initialize all variables.)	dgisselq	3012d 08h	/s6soc/trunk/sw
12	The UART and PWM audio now work. This includes the changes to make that happen, as well as the source code for some UART and PWM demo programs.	dgisselq	3013d 06h	/s6soc/trunk/sw
11	Runs on hardware now! Added proper pinouts, pipelined wishbone command interface sufficient for loading the flash, a loader to load the flash, and verified that they work.	dgisselq	3014d 04h	/s6soc/trunk/sw
8	First pseudo-running version. The alternate configuration (not the main one) has been initially tested. wbregs works for reading/writing registers, so it is now possible to test the peripherals.	dgisselq	3019d 04h	/s6soc/trunk/sw

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.