OpenCores
URL https://opencores.org/ocsvn/sdcard_mass_storage_controller/sdcard_mass_storage_controller/trunk

Subversion Repositories sdcard_mass_storage_controller

[/] [sdcard_mass_storage_controller/] [trunk/] [sim/] [rtl_sim] - Rev 137

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
137 Ram image for the sd-card, contating part of a FAT16 filesystem. tac2 4986d 15h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
136 Updated.
1. SD-model uppdated.
2. Data transaction completion only when BD que is empty
3. Card detect with debounce added to Normal_isr register bit, [1][2]
4. Reset logic change, should be synthesizable in altera and xilinx devices, without need of modifications
tac2 4986d 16h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
132 tac2 5176d 15h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
131 tac2 5176d 15h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
130 tac2 5176d 15h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
129 tac2 5176d 16h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
128 tac2 5176d 18h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
127 tac2 5176d 18h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
126 tac2 5177d 06h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
99 tac2 5516d 18h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
84 tac2 5521d 06h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
83 tac2 5521d 06h /sdcard_mass_storage_controller/trunk/sim/rtl_sim
2 tac2 5543d 19h /sdcard_mass_storage_controller/trunk/sim/rtl_sim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.