OpenCores
URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [src/] - Rev 178

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
178 Fixed regression:
Testbenches did not support synchronous reset.		 rkastl 4971d 17h /sdhc-sc-core/trunk/src
177 Split SdTop into SdClkDomain and SdTop. Refs #60. rkastl 4971d 17h /sdhc-sc-core/trunk/src
176 Thesis:
Conclusion

Fixes #53,#61.		 rkastl 4971d 17h /sdhc-sc-core/trunk/src
171 Worked on wishbone part of thesis.

Refs #37.
Refs #39.		 rkastl 4971d 17h /sdhc-sc-core/trunk/src
170 License rewritten to BSD rkastl 4971d 17h /sdhc-sc-core/trunk/src
169 +sdc file for timing analysis rkastl 4971d 17h /sdhc-sc-core/trunk/src
168 TbdSd synthesis script reaches timing constraints. rkastl 4971d 17h /sdhc-sc-core/trunk/src
167 Read+Modify+Write works on HW

+ Fixed CRC status token (not mentioned in simplified spec)
+ Improved TestWbMaster to RMW		 rkastl 4971d 17h /sdhc-sc-core/trunk/src
166 tbTbdSd: fixed rkastl 4971d 18h /sdhc-sc-core/trunk/src
165 Only use synchronous high active reset in SDHC-SC-Core. rkastl 4971d 18h /sdhc-sc-core/trunk/src
164 Headers updated (LGPL, consistent format) rkastl 4971d 18h /sdhc-sc-core/trunk/src
161 Verification:
CardModel: Check CRC on received data		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
160 Verification:
Full random read and write single blocks sequence works with
checks.
Checking the CRC in the card model is missing.
Writing at addresses above the card size is missing.
Erasing is missing.		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
159 Verification:
Further work: Checking RAM Actions and reading data is still
missing		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
158 Verification:
Work on Checking
Functional coverage		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
157 Verification:
Testcase with Reads works but Verification not completly
implemented.		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
156 SdVerification:
+ Split a SdCoreTransaction into multiple WbTransactions: Proof
of Concept with a ReadSingleBlock-Transaction
+ Finish after certain amount of time and present simulation
result		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
155 SdVerification:
continue to work on it, not done.		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
154 SdVerification:
- started sending with mailboxes		 rkastl 4971d 18h /sdhc-sc-core/trunk/src
153 SdVerification:
further development, not done by far		 rkastl 4971d 18h /sdhc-sc-core/trunk/src

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.