OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [rtl/] [top] - Rev 47

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 SDRAM bus converter bug fix and top-level signal clean up dinesha 4500d 04h /sdr_ctrl/trunk/rtl/top
46 test bench upgrade + rtl cleanup dinesha 4502d 05h /sdr_ctrl/trunk/rtl/top
38 Port Name clean up dinesha 4506d 09h /sdr_ctrl/trunk/rtl/top
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4506d 10h /sdr_ctrl/trunk/rtl/top
33 clean up dinesha 4507d 03h /sdr_ctrl/trunk/rtl/top
31 Integrated SDRAM controller with wishbone interface is added into SVN dinesha 4509d 02h /sdr_ctrl/trunk/rtl/top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.