OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb] - Rev 73

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 sdram bug in FPGA mode + 8/16 bit address map fix dinesha 1060d 21h /sdr_ctrl/trunk/verif/tb
70 Warning Cleanup dinesha 4105d 22h /sdr_ctrl/trunk/verif/tb
68 SDRAM Address bit increased from 12 bit to 13 bit dinesha 4105d 23h /sdr_ctrl/trunk/verif/tb
56 FPGA Synth optimisation dinesha 4543d 21h /sdr_ctrl/trunk/verif/tb
53 Test bench upgradation dinesha 4547d 20h /sdr_ctrl/trunk/verif/tb
49 clean up dinesha 4550d 23h /sdr_ctrl/trunk/verif/tb
48 top-level cleanup dinesha 4550d 23h /sdr_ctrl/trunk/verif/tb
46 test bench upgrade + rtl cleanup dinesha 4553d 00h /sdr_ctrl/trunk/verif/tb
45 RTL clean up and logic seperation done from sdram bus converter and request generator dinesha 4553d 04h /sdr_ctrl/trunk/verif/tb
44 SDRAM data path logic is modified to support 4 command line pipe line of different bank dinesha 4555d 02h /sdr_ctrl/trunk/verif/tb
43 Test bench automation to handle differ write/read burst sequence is supported now dinesha 4555d 04h /sdr_ctrl/trunk/verif/tb
39 Test Bench upgradation with bigger data burst size dinesha 4555d 23h /sdr_ctrl/trunk/verif/tb
38 Port Name clean up dinesha 4557d 04h /sdr_ctrl/trunk/verif/tb
37 SDRAM dq and sdram pad clock are termindated inside the top rtl files dinesha 4557d 05h /sdr_ctrl/trunk/verif/tb
30 test bench file for integrated SDRAM controller with wish bone and Standalone SDRAM controller test bench are added into SVN dinesha 4559d 22h /sdr_ctrl/trunk/verif/tb
25 tb.sv is renamed as tb_top dinesha 4560d 20h /sdr_ctrl/trunk/verif/tb
24 Clean Up dinesha 4560d 20h /sdr_ctrl/trunk/verif/tb
22 Pad sdram clock added dinesha 4562d 01h /sdr_ctrl/trunk/verif/tb
18 8 Bit SDRAM Support is added dinesha 4563d 20h /sdr_ctrl/trunk/verif/tb
14 Unnecessary device config are removed dinesha 4566d 21h /sdr_ctrl/trunk/verif/tb

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.