OpenCores
URL https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk

Subversion Repositories sdr_ctrl

[/] [sdr_ctrl/] [trunk/] [verif/] [tb] - Rev 24

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Clean Up dinesha 4516d 03h /sdr_ctrl/trunk/verif/tb
22 Pad sdram clock added dinesha 4517d 08h /sdr_ctrl/trunk/verif/tb
18 8 Bit SDRAM Support is added dinesha 4519d 03h /sdr_ctrl/trunk/verif/tb
14 Unnecessary device config are removed dinesha 4522d 04h /sdr_ctrl/trunk/verif/tb
12 Column Bits are made programmable dinesha 4522d 04h /sdr_ctrl/trunk/verif/tb
8 test bench files are added into SVN dinesha 4526d 05h /sdr_ctrl/trunk/verif/tb
2 dinesha 4536d 04h /sdr_ctrl/trunk/verif/tb

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.