OpenCores
URL https://opencores.org/ocsvn/sdram_controller/sdram_controller/trunk

Subversion Repositories sdram_controller

[/] [sdram_controller/] [trunk] - Rev 16

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Removed a redundant cap_en lynn0p 5414d 00h /sdram_controller/trunk
15 - Adding a convenience project for building the testbench.
- Must have ISE 11.1 or higher and project is targeted at device type
xc3s500e-4fg320
- Pinouts may be incorrect for other board types. It is your
responsibility to check. Incorrect pinouts can lead to device damage.		 lynn0p 5414d 17h /sdram_controller/trunk
14 Changed the clock period in the DCM generic to match 50mhz lynn0p 5414d 20h /sdram_controller/trunk
13 Updated the top level testbench to reflect the fact that you need an
external DCM to run the controller with now.		 lynn0p 5414d 21h /sdram_controller/trunk
12 1. rolled write recover clocks back to previous value and edited comments
2. increased 200us wait time to 300us in the init module		 lynn0p 5424d 00h /sdram_controller/trunk
11 consolidated capture into one process and added comments lynn0p 5424d 20h /sdram_controller/trunk
10 Fixes to more glitches uncovered during testing with my T80 SoC. Some
ops were getting dropped on the floor when the controller needed to do
an auto refresh.		 lynn0p 5425d 00h /sdram_controller/trunk
9 Got rid of some redundant busy_n <= '0' statements lynn0p 5426d 12h /sdram_controller/trunk
8 Changes made to integrate and test with my homebrew SoC design.

1. One DCM has been removed. Now requires a 100mhz clock fed in. Only
consumes one DCM, if you can find a 100mhz clock somewhere.
2. Small timing modifications to fix memory glitches between controller
and the t80 soft cpu I'm using.		 lynn0p 5426d 13h /sdram_controller/trunk
7 Reformatted the comments so they fit in 80 columns lynn0p 5434d 17h /sdram_controller/trunk
6 changes to reduce synthesizer warnings, removed unused signals, etc. lynn0p 5434d 22h /sdram_controller/trunk
5 added header file for ddr.v lynn0p 5435d 17h /sdram_controller/trunk
4 added testbench files to trunk lynn0p 5435d 17h /sdram_controller/trunk
3 adding LGPLv3 license file lynn0p 5435d 18h /sdram_controller/trunk
2 initial checkin lynn0p 5435d 18h /sdram_controller/trunk
1 The project was created and the structure was created root 5435d 21h /sdram_controller/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.