OpenCores
URL https://opencores.org/ocsvn/single_port/single_port/trunk

Subversion Repositories single_port

[/] [single_port/] [trunk] - Rev 15

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 New directory structure. root 5567d 14h /single_port/trunk
14 Address is only converted to integer when chip enable is active in order to avoid simulator warnings mgeng 6046d 11h /trunk
13 rnw replaced by nce, nwe and noe, tristate drivers added mgeng 6774d 08h /trunk
12 rnw replaced by nce, nwe and noe, replaces timing.jpg mgeng 6774d 08h /trunk
11 replaced by timing.png mgeng 6774d 08h /trunk
10 rnw replaced by nce, nwe and noe, replaces tbschematic.jpg mgeng 6774d 08h /trunk
9 replaced by tbschematic.png mgeng 6774d 08h /trunk
8 Constant PAGEDEPTH moved from single_port_pkg to linked_list_mem_pkg because it's only used in the linked list implementation mgeng 6788d 13h /trunk
7 PAGENUM constant removed because the address bus width provides this information mgeng 6799d 05h /trunk
6 Buses unconstrained, LGPL header added mgeng 6812d 04h /trunk
5 Version 2.1 from February 1999 mgeng 6812d 04h /trunk
4 Buses unconstrained, triggered not only with rnw but also with address and data bus transactions mgeng 6812d 04h /trunk
2 initial checkin rpaley_yid 7814d 02h /trunk
1 Standard project directories initialized by cvs2svn. 7814d 02h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.