OpenCores

URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_0_2_beta/] [rtl/] [vhdl/] [decoder.vhd] - Rev 292

Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
292	New directory structure.	root	5701d 17h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
252	This commit was manufactured by cvs2svn to create tag 'rel_0_2_beta'.		6672d 02h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
106	clean-up use of ea_i	arniml	7456d 05h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
101	assert p2_read_p2_o when expander port is read	arniml	7459d 12h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
92	work around bug in Quartus II 4.0	arniml	7460d 12h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
78	adjust external timing of BUS	arniml	7481d 11h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
72	removed superfluous signal from sensitivity list	arniml	7482d 16h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
64	+ enhance instruction strobe generation + rework address output under EA=1 conditions	arniml	7488d 08h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
60	+ add marker for injected calls + suppress intstruction strobes for injected calls	arniml	7491d 05h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
53	make istrobe visible through testbench package	arniml	7492d 06h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
45	remove unused signals	arniml	7499d 05h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
38	add measures to implement XCHD	arniml	7502d 13h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
27	implemented mnemonic DA	arniml	7509d 06h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
21	implement mnemonics: + MOVD_A_PP + OUTD_PP_A -> ANLD PP, A; MOVD PP, A; ORLD PP, A	arniml	7509d 14h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd
4	initial check-in	arniml	7514d 06h	/t48/tags/rel_0_2_beta/rtl/vhdl/decoder.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.