OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [rtl/] [vhdl/] [system/] [wb_master.vhd] - Rev 292

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5627d 02h /t48/tags/rel_1_0/rtl/vhdl/system/wb_master.vhd
277 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6439d 12h /t48/tags/rel_1_0/rtl/vhdl/system/wb_master.vhd
180 introduce prefix 't48_' for wb_master entity and configuration arniml 6995d 01h /t48/tags/rel_1_0/rtl/vhdl/system/wb_master.vhd
172 save data from wishbone bus in register bank with wb_ack
necessary to hold data from peripheral/memory until it is read by T48
arniml 7026d 13h /t48/tags/rel_1_0/rtl/vhdl/system/wb_master.vhd
167 simplify address range:
- configuration range
- Wishbone range
arniml 7029d 01h /t48/tags/rel_1_0/rtl/vhdl/system/wb_master.vhd
166 assign default for state_s arniml 7030d 16h /t48/tags/rel_1_0/rtl/vhdl/system/wb_master.vhd
164 initial check-in arniml 7031d 16h /t48/tags/rel_1_0/rtl/vhdl/system/wb_master.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.