OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_0/] [sim] - Rev 151

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
151 added hierarchy t8048_notri and components package for t48 systems arniml 7163d 08h /t48/tags/rel_1_0/sim
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7346d 19h /t48/tags/rel_1_0/sim
112 update tb_behav_c0 for new ROM layout arniml 7358d 04h /t48/tags/rel_1_0/sim
93 add support for line coverage evaluation with gcov arniml 7363d 00h /t48/tags/rel_1_0/sim
84 add if_timing module arniml 7383d 19h /t48/tags/rel_1_0/sim
79 add if_timing module arniml 7383d 23h /t48/tags/rel_1_0/sim
77 move from std_logic_arith to numeric_std arniml 7384d 16h /t48/tags/rel_1_0/sim
76 initial check-in arniml 7384d 20h /t48/tags/rel_1_0/sim
75 remove obsolete design unit arniml 7384d 20h /t48/tags/rel_1_0/sim
71 add T8039 and its testbench arniml 7390d 20h /t48/tags/rel_1_0/sim
55 add dependency to tb_behav_pack for decoder arniml 7394d 19h /t48/tags/rel_1_0/sim
31 refer PROJECT_DIR variable arniml 7410d 20h /t48/tags/rel_1_0/sim
16 fix header arniml 7413d 17h /t48/tags/rel_1_0/sim
11 add description arniml 7414d 17h /t48/tags/rel_1_0/sim
9 initial check-in arniml 7415d 16h /t48/tags/rel_1_0/sim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.