OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw] - Rev 238

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 initial check-in arniml 6623d 22h /t48/tags/rel_1_1/sw
237 initial check-in arniml 6623d 23h /t48/tags/rel_1_1/sw
236 initial check-in arniml 6623d 23h /t48/tags/rel_1_1/sw
230 simplify shell command execution arniml 6626d 22h /t48/tags/rel_1_1/sw
229 rework hex/simulation targets arniml 6626d 22h /t48/tags/rel_1_1/sw
199 initial check-in arniml 6858d 02h /t48/tags/rel_1_1/sw
194 initial check-in arniml 6859d 13h /t48/tags/rel_1_1/sw
185 initial check-in arniml 6913d 02h /t48/tags/rel_1_1/sw
184 initial check-in arniml 6913d 03h /t48/tags/rel_1_1/sw
173 testcase for bug report
"MSB of Program Counter changed upon PC increment"
arniml 7004d 04h /t48/tags/rel_1_1/sw
141 disable external memory to avoid conflicts with outl a, bus arniml 7230d 04h /t48/tags/rel_1_1/sw
132 stop simulation upon assertion error arniml 7273d 23h /t48/tags/rel_1_1/sw
131 update arniml 7273d 23h /t48/tags/rel_1_1/sw
130 initial check-in arniml 7273d 23h /t48/tags/rel_1_1/sw
127 + log status of A11 properly during interrupt routines
+ trigger counter on negative edge of T1 instead of positive edge
arniml 7343d 11h /t48/tags/rel_1_1/sw
126 + specify hex file for external ROM on i8039 command line
+ support for no_dump_compare file in test cell
arniml 7343d 11h /t48/tags/rel_1_1/sw
125 exclude from dump compare arniml 7343d 11h /t48/tags/rel_1_1/sw
124 fix wrong handling of MB after return from interrupt arniml 7344d 09h /t48/tags/rel_1_1/sw
123 support hex file for external ROM arniml 7344d 09h /t48/tags/rel_1_1/sw
122 test MB after return from interrupt arniml 7344d 09h /t48/tags/rel_1_1/sw

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.