OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1] - Rev 122

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 test MB after return from interrupt arniml 7316d 12h /t48/tags/rel_1_1
121 update bug description for
Program Memory bank can be switched during interrupt		 arniml 7319d 05h /t48/tags/rel_1_1
120 Fix bug report:
"Program Memory bank can be switched during interrupt"
int module emits int_in_progress signal that is used inside the decoder
to hold mb low for JMP and CALL during interrupts		 arniml 7319d 05h /t48/tags/rel_1_1
119 add int_in_progress_o to entity of int module arniml 7319d 05h /t48/tags/rel_1_1
118 test MB/interrupt behaviour according to bug report
"Program Memory bank can be switched during interrupt"		 arniml 7319d 05h /t48/tags/rel_1_1
117 add bug
Program Memory bank can be switched during interrupt		 arniml 7320d 06h /t48/tags/rel_1_1
116 adapt to GHDL 0.12 / gcc 3.4.0 arniml 7348d 06h /t48/tags/rel_1_1
115 extend description arniml 7349d 10h /t48/tags/rel_1_1
114 initial check-in arniml 7353d 06h /t48/tags/rel_1_1
113 generate two ROM files based on address:
+ 0 - 2047 : 2k internal ROM
+ 2048 - 4095 : 2k external ROM		 arniml 7359d 15h /t48/tags/rel_1_1
112 update tb_behav_c0 for new ROM layout arniml 7359d 15h /t48/tags/rel_1_1
111 split 4k internal ROM into
+ 2k internal ROM
+ 2k external ROM
EA of t48_core is driven by MSB of internal ROM address
if upper 2k block is selected, the system switches to EA mode on the fly		 arniml 7359d 15h /t48/tags/rel_1_1
110 exchange syn_rom for lpm_rom arniml 7359d 15h /t48/tags/rel_1_1
109 add new bug for release 0.1 BETA arniml 7360d 05h /t48/tags/rel_1_1
108 Fix for:
External Program Memory ignored when EA = 0		 arniml 7360d 05h /t48/tags/rel_1_1
107 tie EA to '1' arniml 7360d 05h /t48/tags/rel_1_1
106 clean-up use of ea_i arniml 7360d 05h /t48/tags/rel_1_1
105 initial check-in
describe bugs of release 0.1 BETA		 arniml 7362d 15h /t48/tags/rel_1_1
104 add white_box directory to test suite arniml 7363d 12h /t48/tags/rel_1_1
103 add testbench peripherals for P1 and P2
this became necessary to observe a difference between externally applied
port data and internally applied port data		 arniml 7363d 12h /t48/tags/rel_1_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.