OpenCores

URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4/] [sim/] [rtl_sim/] [Makefile.ghdl] - Rev 303

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
303	add prelim upi41 support	arniml	573d 23h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
292	New directory structure.	root	5603d 09h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
283	update to new mnemonic decoder	arniml	5917d 22h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
259	added t8243 core plus related testbenches	arniml	6573d 18h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
232	update to new memory concept	arniml	6596d 18h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
218	simplifications	arniml	6684d 02h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
154	added t8039_notri hierarchy	arniml	7160d 23h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
151	added hierarchy t8048_notri and components package for t48 systems	arniml	7162d 12h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
116	adapt to GHDL 0.12 / gcc 3.4.0	arniml	7345d 22h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
93	add support for line coverage evaluation with gcov	arniml	7362d 03h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
79	add if_timing module	arniml	7383d 03h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
77	move from std_logic_arith to numeric_std	arniml	7383d 19h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
75	remove obsolete design unit	arniml	7383d 23h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
71	add T8039 and its testbench	arniml	7390d 00h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
16	fix header	arniml	7412d 20h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
11	add description	arniml	7413d 21h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl
9	initial check-in	arniml	7414d 20h	/t48/tags/rel_1_4/sim/rtl_sim/Makefile.ghdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.