OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_4] - Rev 311

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
311 add t8042ah arniml 600d 21h /t48/tags/rel_1_4
310 add interrupt driver echo test arniml 600d 21h /t48/tags/rel_1_4
309 cleanup arniml 600d 21h /t48/tags/rel_1_4
308 add test status41 arniml 601d 20h /t48/tags/rel_1_4
307 fix instance name arniml 601d 20h /t48/tags/rel_1_4
306 add testbench for t8041
add test upi41/basic_echo
arniml 602d 21h /t48/tags/rel_1_4
305 add t8041 arniml 602d 21h /t48/tags/rel_1_4
304 decoder: fix in state
upi41_db_bus: fix reset obf only for data read
arniml 602d 21h /t48/tags/rel_1_4
303 add prelim upi41 support arniml 603d 22h /t48/tags/rel_1_4
302 fix compile with ghdl arniml 1295d 04h /t48/tags/rel_1_4
295 - remove unsupported CVS tags
- propset for Id
arniml 5610d 22h /t48/tags/rel_1_4
292 New directory structure. root 5633d 08h /t48/tags/rel_1_4
291 remove t48_opc_decoder component reference arniml 5944d 20h /tags/rel_1_4
290 remove obsolete components arniml 5945d 22h /tags/rel_1_4
288 updates for release 1.1 arniml 5946d 19h /tags/rel_1_4
287 add notes on FPGA implementation arniml 5946d 19h /tags/rel_1_4
286 hierarchy update, RAM and ROM clarification arniml 5946d 19h /tags/rel_1_4
285 generate D for synchronous implementation in clocked process arniml 5947d 20h /tags/rel_1_4
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 5947d 20h /tags/rel_1_4
283 update to new mnemonic decoder arniml 5947d 20h /tags/rel_1_4

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.