OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_fsm.v] - Rev 96

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 IDY READ TYPE instructions are coded and simulated.
IDY WRITE TYPE instructions are coded but still requires simulation.		 creep 5610d 00h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
95 IDX addressing mode is also 100%, coded and simulated. creep 5610d 03h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
94 Relative addressing mode is almost 100% functional.
It just needs another test to check if the adrres_plus_index logic is not recalculating the pc in two consecutive cycles.		 creep 5611d 00h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
88 Absolute indexed mode, READ TYPE instruction when page IS crossed is coded and simulated. creep 5611d 08h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
87 Absolute indexed mode, READ TYPE instruction when no page is crossed is coded and simulated. creep 5611d 23h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
86 Zero page indexed mode is working fine. creep 5612d 03h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
83 Completed HAL checking. All the relevant warnings and errors were removed. creep 5612d 08h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
82 Did some checking with HAL and fixed 20+ warnings and errors. creep 5613d 00h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
78 ZPG coded and simulated. creep 5613d 02h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
77 ZPG coded. Simulation is halfway. creep 5613d 02h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
71 Four addressing modes are simulated: immediate, accumulator, implied and absolute.
The simulation was done using a testbench that contains a small memory inside.		 creep 5613d 03h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
70 Fixed several timing. Registered outputs working.
Only three adressing modes coded, the previous coding was erased.		 creep 5617d 00h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
68 The FSM module is now parametrized.
Also, several changes were made to remove most of the lint warnings.		 creep 5617d 02h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
63 Fixed several HAL warnings. Still plenty to do. creep 5617d 23h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v
61 File name change to lowercase. HAL says so! creep 5618d 00h /t6507lp/trunk/rtl/verilog/t6507lp_fsm.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.