OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [t6507lp/] [trunk/] [rtl/] [verilog/] [t6507lp_fsm_tb.v] - Rev 110

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
110 All addressing modes and special instructions have been coded and simulated. The file still requires coments, linting and some coverage. creep 5615d 04h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
109 PLA and PLP are coded and simulated. creep 5615d 07h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
108 PHA and PHP are coded and simulated. creep 5615d 08h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
107 The RTS instruction is working fine. Coded and simulated. creep 5615d 08h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
105 The RTI instruction is working fine. Coded and simulated. creep 5615d 09h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
104 The BRK instruction is working. The reset vector was tested also. creep 5615d 11h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
102 Some early modifications to support the special stack instructions. creep 5616d 07h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
101 Absolute indirect addressing mode is coded and simulated. creep 5616d 11h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
100 IDY WRITE TYPE instructions are coded and simulated. creep 5616d 12h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
98 Updated status and some comments. creep 5616d 12h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
96 IDY READ TYPE instructions are coded and simulated.
IDY WRITE TYPE instructions are coded but still requires simulation.		 creep 5619d 04h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
95 IDX addressing mode is also 100%, coded and simulated. creep 5619d 07h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
94 Relative addressing mode is almost 100% functional.
It just needs another test to check if the adrres_plus_index logic is not recalculating the pc in two consecutive cycles.		 creep 5620d 04h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
92 Absolute indexed mode working properly. All cases were simulated. creep 5620d 10h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
91 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page IS crossed is coded and simulated. creep 5620d 10h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
89 Absolute indexed mode, READ_MODIFY_WRITE TYPE instruction when page is NOT crossed is coded and simulated. creep 5620d 11h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
88 Absolute indexed mode, READ TYPE instruction when page IS crossed is coded and simulated. creep 5620d 12h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
87 Absolute indexed mode, READ TYPE instruction when no page is crossed is coded and simulated. creep 5621d 03h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
86 Zero page indexed mode is working fine. creep 5621d 07h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v
78 ZPG coded and simulated. creep 5622d 06h /t6507lp/trunk/rtl/verilog/t6507lp_fsm_tb.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.