OpenCores
URL https://opencores.org/ocsvn/t80/t80/trunk

Subversion Repositories t80

[/] [t80/] [trunk] - Rev 27

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Xilinx SSRAM, initial release jesus 7941d 19h /t80/trunk
26 Fixed instruction timing for POP and DJNZ jesus 7955d 11h /t80/trunk
25 IX/IY timing and ADC/SBC fix jesus 7956d 21h /t80/trunk
24 no message jesus 7962d 17h /t80/trunk
23 Fixed T2Write jesus 7962d 17h /t80/trunk
22 Added 8080 top level jesus 7962d 18h /t80/trunk
21 no message jesus 7967d 17h /t80/trunk
20 Updated for new T80s generic jesus 7967d 17h /t80/trunk
19 Initial version jesus 7967d 17h /t80/trunk
18 Added T2Write generic jesus 7967d 23h /t80/trunk
17 Removed write through jesus 7969d 16h /t80/trunk
16 no message jesus 7969d 20h /t80/trunk
15 Added clock enable and fixed IM 2 jesus 7976d 19h /t80/trunk
14 Changed to Xilinx ROM jesus 7996d 07h /t80/trunk
13 Initial import jesus 7996d 07h /t80/trunk
12 Initial import jesus 7996d 07h /t80/trunk
11 Added support for XST jesus 7996d 08h /t80/trunk
10 Added dummy files jesus 7996d 08h /t80/trunk
9 Initial import jesus 7997d 19h /t80/trunk
8 Fixed refresh address and DJNZ instruction jesus 7997d 19h /t80/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.