URL https://opencores.org/ocsvn/test_project/test_project/trunk

Subversion Repositories test_project

[/] [test_project/] [trunk/] [bench/] [sysc/] [src/] [OrpsocMain.cpp] - Rev 55

Rev	Log message	Author	Age	Path
55	Systemc vcd file name based on test name which is passed via command line when the executable is run	julius	5668d 03h	/test_project/trunk/bench/sysc/src/OrpsocMain.cpp
52	Enabled own printf function using UART as output	julius	5668d 19h	/test_project/trunk/bench/sysc/src/OrpsocMain.cpp
51	Added SystemC Uart model	julius	5671d 08h	/test_project/trunk/bench/sysc/src/OrpsocMain.cpp
50	Tracing enabled on Verilator model	julius	5671d 22h	/test_project/trunk/bench/sysc/src/OrpsocMain.cpp
48	Closer to working verilator build	julius	5672d 23h	/test_project/trunk/bench/sysc/src/OrpsocMain.cpp
47	Basic verilator model getting closer. Included more modules from the example by Jeremy Bennett. Final cplusplus executable from verilator output fails to link properly	julius	5673d 03h	/test_project/trunk/bench/sysc/src/OrpsocMain.cpp
44	Beginnings of verilator build - much still to do but the design can now at least be verilated	julius	5681d 03h	/test_project/trunk/bench/sysc/src/OrpsocMain.cpp