OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor/] [trunk/] [FT64v5/] [rtl/] [twoway] - Rev 59

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 - pretty state names for bus state machine
- stomped on load Fixed issue
- cache tracking errors
robfinch 2190d 06h /thor/trunk/FT64v5/rtl/twoway
58 - fix branch predictor
- fix instruction expander
- 4k icache option
robfinch 2194d 03h /thor/trunk/FT64v5/rtl/twoway
57 - three way code added
- fix data cache write hit update
robfinch 2194d 19h /thor/trunk/FT64v5/rtl/twoway
56 - fix instruction length robfinch 2195d 05h /thor/trunk/FT64v5/rtl/twoway
55 - compressed instructions
- task for enque
robfinch 2195d 18h /thor/trunk/FT64v5/rtl/twoway
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2198d 00h /thor/trunk/FT64v5/rtl/twoway
52 - updated to 10 queue entries robfinch 2198d 23h /thor/trunk/FT64v5/rtl/twoway
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2199d 21h /thor/trunk/FT64v5/rtl/twoway
50 - write buffering
- decoder
robfinch 2200d 22h /thor/trunk/FT64v5/rtl/twoway
49 - added write buffer
- config header
robfinch 2201d 18h /thor/trunk/FT64v5/rtl/twoway
48 - added version five of the core robfinch 2204d 19h /thor/trunk/FT64v5/rtl/twoway

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.