OpenCores
URL https://opencores.org/ocsvn/thor/thor/trunk

Subversion Repositories thor

[/] [thor] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 version 7 of core robfinch 2009d 16h /thor
59 - pretty state names for bus state machine
- stomped on load Fixed issue
- cache tracking errors
robfinch 2091d 02h /thor
58 - fix branch predictor
- fix instruction expander
- 4k icache option
robfinch 2094d 23h /thor
57 - three way code added
- fix data cache write hit update
robfinch 2095d 14h /thor
56 - fix instruction length robfinch 2096d 01h /thor
55 - compressed instructions
- task for enque
robfinch 2096d 14h /thor
54 - added macro capability to assembler robfinch 2097d 12h /thor
53 - cache wr_ack signal
- alu bypassing
- can exception branches
robfinch 2098d 20h /thor
52 - updated to 10 queue entries robfinch 2099d 19h /thor
51 - moved more decoding to decoder
- added fpu rtl code
robfinch 2100d 17h /thor
50 - write buffering
- decoder
robfinch 2101d 18h /thor
49 - added write buffer
- config header
robfinch 2102d 14h /thor
48 - added version five of the core robfinch 2105d 14h /thor
47 - soc file robfinch 2319d 00h /thor
46 - test bench code system-on-chip robfinch 2319d 00h /thor
45 - added compiler pre-processor and docs robfinch 2319d 00h /thor
44 - icache tester robfinch 2319d 07h /thor
43 - Initial archive of ThorII / FT64 robfinch 2319d 08h /thor
42 Thor - multiplier issue robfinch 2989d 13h /thor
41 C64 test files robfinch 3005d 13h /thor

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.