URL https://opencores.org/ocsvn/tinycpu/tinycpu/trunk

Subversion Repositories tinycpu

[/] [tinycpu] - Rev 26

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
26	Added extra check to make sure fetcher works properly after memory write	earlz	4468d 16h	/tinycpu
25	Wait for memory state now works as expected, and opcode `mov [reg], immd` works now	earlz	4468d 21h	/tinycpu
24	Good news, mov to IP actually works as expected!	earlz	4469d 14h	/tinycpu
23	Added top module for testing how our memory and cpu will work together. (hint: success) Messing around with a small timing issue in core	earlz	4469d 15h	/tinycpu
22	Added to process sensitivity list to avoid warning and added ELSE for IR so it doesn't generate a latch	earlz	4470d 06h	/tinycpu
21	The core_tb testbench finally passes. It probably doesn't synthesize, or even pass other testbenches, but it passes that one damn it.	earlz	4470d 07h	/tinycpu
20	fuck it. All sorts of broken, will try to fix it tomorrow	earlz	4471d 06h	/tinycpu
19	Got beginning of core/decoder for the CPU	earlz	4471d 08h	/tinycpu
18	Finished memory controller	earlz	4474d 18h	/tinycpu
17	Added fetch component for fetching from memory to instruction register Added additional testing for carryover to make sure it's correct	earlz	4475d 07h	/tinycpu
16	Renamed incdec to carryover (see design for why). carryover should be done, though may change the "straight through on disable" behavior to instead leaving it floating depending on how things go later with coding.	earlz	4478d 10h	/tinycpu
15	Added README, LICENSE, and the (so far not created) incdec component	earlz	4480d 07h	/tinycpu
14	Added ALU with all the operations we'll need. Synthesizes as well trivially	earlz	4480d 15h	/tinycpu
13	Forgot about the new library I added	earlz	4480d 18h	/tinycpu
12	registerfile has ports for every register now makefile now uses GHW file format for gtkwave instead of VCD	earlz	4480d 18h	/tinycpu
11	Finally, it synthesizes to BRAM.. Possibly need to fix how the DataOut syncs with WriteEnable and Address though if I plan to both read and write on the same clock edge	earlz	4484d 08h	/tinycpu
10	Just committing so I can keep this original that passes simulation, but still synthesizes to LUTs	earlz	4484d 08h	/tinycpu
9	Trying to add a byte-enable to the RAM. Used Xilinx's template for it, but ghdl won't pass the testbench	earlz	4484d 16h	/tinycpu
8	Added blockram for inferring actual block RAM. Now we need a memory controller, not a crappy memory emulation thing	earlz	4485d 15h	/tinycpu
7	Changed memory to fix bound check error Decreased size of RAM since 4096 bytes of RAM would require an FPGA with more than 32K flip-flops (mine has ~4000)	earlz	4485d 17h	/tinycpu

1 2 Next >

Show All

Browse

Tools

Subversion Repositories tinycpu

[/] [tinycpu] - Rev 26

Filtering Options