OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [rtl/] - Rev 109

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
109 Removed mreq_n from cfgo_driver, disconnected interrupt line ghutchis 4879d 15h /tv80/trunk/rtl
107 Fixed memory contention between config interface and TV80 during write ghutchis 4880d 00h /tv80/trunk/rtl
105 Fixed bugs after environment bringup ghutchis 4880d 01h /tv80/trunk/rtl
103 Updated RTL syntax errors ghutchis 4880d 07h /tv80/trunk/rtl
101 Added sample application for local config processor ghutchis 4880d 13h /tv80/trunk/rtl
100 Changed do to dout in tv80n, checked in fix for flags bug ghutchis 4911d 12h /tv80/trunk/rtl
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.		 ghutchis 5327d 09h /tv80/trunk/rtl
89 RTL and environment fixes for nmi bug ghutchis 5347d 12h /tv80/trunk/rtl
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5349d 03h /tv80/trunk/rtl
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5364d 10h /tv80/trunk/rtl
84 New directory structure. root 5587d 22h /tv80/trunk/rtl
83 Some fixes from Guy-- replace case with casex. hharte 5661d 04h /trunk/rtl
82 Clean up spacing hharte 5671d 00h /trunk/rtl
81 Initial version of TV80 Wishbone Wrapper hharte 5671d 01h /trunk/rtl
80 Misc. code clean-up on mcode to make code smaller and (hopefully)
more readable.		 ghutchis 6770d 13h /trunk/rtl
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 6813d 15h /trunk/rtl
74 Changed default for T2Write to be 1, to match expected behavior for
most users.		 ghutchis 6924d 16h /trunk/rtl
71 Ported UART from T80 ghutchis 6997d 14h /trunk/rtl
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic		 ghutchis 7056d 10h /trunk/rtl
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.		 ghutchis 7091d 13h /trunk/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.