OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [rtl/] [core/] [tv80_core.v] - Rev 90

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5314d 09h /tv80/trunk/rtl/core/tv80_core.v
89 RTL and environment fixes for nmi bug ghutchis 5334d 12h /tv80/trunk/rtl/core/tv80_core.v
88 Fixed bug introduced by conversion of mcycle to one-hot FSM ghutchis 5336d 02h /tv80/trunk/rtl/core/tv80_core.v
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5351d 10h /tv80/trunk/rtl/core/tv80_core.v
84 New directory structure. root 5574d 22h /tv80/trunk/rtl/core/tv80_core.v
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.
ghutchis 7078d 13h /tv80/trunk/rtl/core/tv80_core.v
24 tv80s.v ghutchis 7192d 00h /tv80/trunk/rtl/core/tv80_core.v
22 Changed starting state for one-hot tstate ghutchis 7204d 14h /tv80/trunk/rtl/core/tv80_core.v
21 Replaced encoded states with one-hot ghutchis 7205d 14h /tv80/trunk/rtl/core/tv80_core.v
2 Initial commit ghutchis 7333d 14h /tv80/trunk/rtl/core/tv80_core.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.