OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk/] [rtl/] [uart/] [T16450.v] - Rev 90

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 Fixed syntax errors in core preventing Verilator from compiling.
Added new capability to register generator to make registers which
latch on an external event. Removed spurious copyright notice.
ghutchis 5563d 02h /tv80/trunk/rtl/uart/T16450.v
84 New directory structure. root 5823d 15h /tv80/trunk/rtl/uart/T16450.v
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 7049d 08h /tv80/trunk/rtl/uart/T16450.v
71 Ported UART from T80 ghutchis 7233d 07h /tv80/trunk/rtl/uart/T16450.v

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.