OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk] - Rev 78

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 6863d 00h /tv80/trunk
77 Added back files lost after server crash ghutchis 6894d 18h /tv80/trunk
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.		 ghutchis 6974d 00h /tv80/trunk
74 Changed default for T2Write to be 1, to match expected behavior for
most users.		 ghutchis 6974d 01h /tv80/trunk
73 Added RC4 encrypt/decrypt test ghutchis 6985d 20h /tv80/trunk
72 Added copyright header ghutchis 6985d 20h /tv80/trunk
71 Ported UART from T80 ghutchis 7047d 00h /tv80/trunk
70 Added test for T16450 UART ghutchis 7097d 18h /tv80/trunk
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7097d 18h /tv80/trunk
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.		 ghutchis 7105d 19h /tv80/trunk
67 Updated register generator based on testing with simple_gmii. Changed
how interrupt output mux is created, fixed many bugs.		 ghutchis 7105d 19h /tv80/trunk
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7105d 19h /tv80/trunk
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic		 ghutchis 7105d 19h /tv80/trunk
64 Created rgen script and expanded available register types ghutchis 7106d 18h /tv80/trunk
63 Added simple regression script. -r command runs all tests (serially),
-c command checks results after all tests have completed.		 ghutchis 7140d 22h /tv80/trunk
62 Reset timeout counter whenever a message is printed ghutchis 7140d 23h /tv80/trunk
61 Added timeout disable for large buf sizes ghutchis 7140d 23h /tv80/trunk
60 Added ifdef TV80_REFRESH, to remove refresh logic by default. Also
ran untabify to remove tabs from source code.		 ghutchis 7140d 23h /tv80/trunk
59 Added lib for generating MPU interfaces ghutchis 7140d 23h /tv80/trunk
58 Made TX path async
Made TX clock input instead of output		 ghutchis 7180d 10h /tv80/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.