OpenCores
URL https://opencores.org/ocsvn/tv80/tv80/trunk

Subversion Repositories tv80

[/] [tv80/] [trunk] - Rev 87

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
87 Added additional ifdef signals to remove unneede R (refresh) register ghutchis 5362d 19h /tv80/trunk
84 New directory structure. root 5586d 06h /tv80/trunk
83 Some fixes from Guy-- replace case with casex. hharte 5659d 13h /trunk
82 Clean up spacing hharte 5669d 09h /trunk
81 Initial version of TV80 Wishbone Wrapper hharte 5669d 09h /trunk
80 Misc. code clean-up on mcode to make code smaller and (hopefully)
more readable.		 ghutchis 6768d 21h /trunk
79 Added JR self-checking test ghutchis 6768d 21h /trunk
78 Hajime Ishitani pointed out missing invert on cs_n signal ghutchis 6811d 23h /trunk
77 Added back files lost after server crash ghutchis 6843d 17h /trunk
75 Modified environment I/O so multicycle wr_n signals are only seen as
a single write.		 ghutchis 6922d 23h /trunk
74 Changed default for T2Write to be 1, to match expected behavior for
most users.		 ghutchis 6923d 00h /trunk
73 Added RC4 encrypt/decrypt test ghutchis 6934d 19h /trunk
72 Added copyright header ghutchis 6934d 19h /trunk
71 Ported UART from T80 ghutchis 6995d 23h /trunk
70 Added test for T16450 UART ghutchis 7046d 17h /trunk
69 Added UART instance in testbench, and added UART to compile list. ghutchis 7046d 17h /trunk
68 Updated nwtest to reflect changes in register interface to simple_gmii.
In particular, interrupt bits for packet arrival and sending now need
to be explicitly cleared afterwards.		 ghutchis 7054d 18h /trunk
67 Updated register generator based on testing with simple_gmii. Changed
how interrupt output mux is created, fixed many bugs.		 ghutchis 7054d 18h /trunk
66 Modified top level testbench to reflect changes in simple_gmii block ghutchis 7054d 18h /trunk
65 Major restructuring of simple_gmii block.

1) Changed simple_gmii block to simple_gmii_core
2) Migrated RAM instances out of core into top level
3) Removed CPU interface logic and created CPU interface block using
register generator
4) Changed status register to interrupt register and added interrupt
logic		 ghutchis 7054d 18h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.