OpenCores
URL https://opencores.org/ocsvn/uart16750/uart16750/trunk

Subversion Repositories uart16750

[/] [uart16750/] [trunk/] [rtl/] [vhdl/] [uart_16750.vhd] - Rev 24

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Inverted low active outputs when RST is active hasw 5245d 11h /uart16750/trunk/rtl/vhdl/uart_16750.vhd
17 New directory structure. root 5755d 22h /uart16750/trunk/rtl/vhdl/uart_16750.vhd
15 UART16750: Decreased input filter size. De-assert IIR FIFO64 when FIFO is disabled. Fixed typo. Added FIFO 64 tests. hasw 5785d 12h /uart16750/trunk/rtl/vhdl/uart_16750.vhd
13 UART16750: Added automatic flow control hasw 5799d 14h /uart16750/trunk/rtl/vhdl/uart_16750.vhd
9 Registered control line outputs hasw 5808d 16h /uart16750/trunk/rtl/vhdl/uart_16750.vhd
6 THR empty interrupt register connected to RST hasw 5809d 22h /uart16750/trunk/rtl/vhdl/uart_16750.vhd
2 Imported sources hasw 5810d 17h /uart16750/trunk/rtl/vhdl/uart_16750.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.