OpenCores
URL https://opencores.org/ocsvn/uart6551/uart6551/trunk

Subversion Repositories uart6551

[/] [uart6551] - Rev 10

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
10 - zero output bus when not selected to allow wire-or'ing robfinch 576d 00h /uart6551
9 - 100 MHz baud table
- transmitter timing
robfinch 580d 13h /uart6551
8 - remove positional parameters robfinch 581d 06h /uart6551
7 - added synchronous bus interface for top level robfinch 692d 15h /uart6551
6 - updated to use vendor fifo's robfinch 882d 11h /uart6551
5 - added 12-bit version robfinch 892d 14h /uart6551
4 - fix count robfinch 1018d 15h /uart6551
3 - improve operation with fifo's disabled robfinch 1802d 11h /uart6551
2 robfinch 1809d 05h /uart6551
1 The project and the structure was created root 1809d 08h /uart6551

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.