OpenCores
URL https://opencores.org/ocsvn/uart_block/uart_block/trunk

Subversion Repositories uart_block

[/] [uart_block/] [trunk/] [hdl/] [iseProject/] [xst/] [work/] [hdllib.ref] - Rev 30

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Preparing to work with chipscope leonardoaraujo.santos 4406d 03h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
29 Preparing to work with chipscope leonardoaraujo.santos 4406d 04h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
28 Changing wrong datasheet of Spartan3A kit for newer one.... Detected some bug on the reception (When is fast it seems that the reception could be wrong...) leonardoaraujo.santos 4406d 04h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
27 First version seems working nice on the PC!!! leonardoaraujo.santos 4406d 05h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
24 Working on testbench and refactoring... now we could start some tests on the board... leonardoaraujo.santos 4407d 10h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
22 Refactoring the uart_control leonardoaraujo.santos 4407d 14h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
21 Preparing to rewrite uart_control, adding pin to indicate data available at the RX leonardoaraujo.santos 4407d 20h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
20 Finishing at least the tests on testbench.... Was good to verify that the uart_control should be redesigned to allow concurrent receive and to clean the code... leonardoaraujo.santos 4408d 04h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
19 Working on the top wishbone slave testbench.... still need some fixes (Both on the testbench and on the uart_control.vhd) leonardoaraujo.santos 4408d 05h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
16 Adding testbench for wishbone slave module leonardoaraujo.santos 4408d 13h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
15 Taking out some warnings and transparent latches from the design leonardoaraujo.santos 4408d 14h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
14 Fixing some warnings... Adding wishbone slave leonardoaraujo.santos 4409d 10h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
13 Working on uart_control testbench... also applying some fixes... leonardoaraujo.santos 4409d 11h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
11 Adding uart_communication_block leonardoaraujo.santos 4409d 15h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
6 Adding baud generator leonardoaraujo.santos 4411d 13h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
4 Working on receiver leonardoaraujo.santos 4418d 15h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref
2 Starting here .... leonardoaraujo.santos 4418d 17h /uart_block/trunk/hdl/iseProject/xst/work/hdllib.ref

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.