OpenCores
URL https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk

Subversion Repositories uart_fpga_slow_control_migrated

[/] [uart_fpga_slow_control/] [trunk/] [documents] - Rev 34

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 ADDED: Philips_PC16550dn_datasheet.pdf aborga 4494d 08h /uart_fpga_slow_control/trunk/documents
33 UPDATE: visio simplified diagram aborga 4634d 01h /uart_fpga_slow_control/trunk/documents
32 ADDED: OpenCores_description_html.txt aborga 4635d 00h /uart_fpga_slow_control/trunk/documents
31 ADDED: html version of the different site section back-upped in txt format aborga 4635d 02h /uart_fpga_slow_control/trunk/documents
30 MODIFIED: cosmetic changes on the SoftwareFolder.txt file aborga 4635d 03h /uart_fpga_slow_control/trunk/documents
29 UPDATED: project documentation for the new software features aborga 4635d 03h /uart_fpga_slow_control/trunk/documents
27 MODIFIED: small description improvement aborga 4642d 04h /uart_fpga_slow_control/trunk/documents
26 ADDED: screenshot of the simulation output with tb_uart_control.vhd (project tested with modelsim 6) aborga 4716d 01h /uart_fpga_slow_control/trunk/documents
20 MODIFIED: block diagram with new namings for uart din and dout aborga 4716d 06h /uart_fpga_slow_control/trunk/documents
14 ADDED: backup of the project description aborga 4719d 19h /uart_fpga_slow_control/trunk/documents
13 UDATED: simple documentation aborga 4719d 21h /uart_fpga_slow_control/trunk/documents
12 ADDED: original documentation of the UART_16550 core by LeFevre aborga 4719d 21h /uart_fpga_slow_control/trunk/documents
11 ADDED: Block diagram of the UART_FPGA_slow_control_main_diagram
1) pdf format
2) Microsoft visio source file (sorry...)		 aborga 4719d 21h /uart_fpga_slow_control/trunk/documents
10 MODIFIED: added further description and examples aborga 4720d 04h /uart_fpga_slow_control/trunk/documents
9 ADDED: HowToSVN.txt to handle repositories with windows Tortoise SVN aborga 4720d 04h /uart_fpga_slow_control/trunk/documents
8 ADDED: some more documentation

1) screenshot of a full read and write sequence with questasim
2) example hex commands to be sent via RealTerm		 aborga 4720d 05h /uart_fpga_slow_control/trunk/documents
6 CREATED: how to change baudrate text file aborga 4720d 05h /uart_fpga_slow_control/trunk/documents

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.