OpenCores
URL https://opencores.org/ocsvn/uart_fpga_slow_control_migrated/uart_fpga_slow_control_migrated/trunk

Subversion Repositories uart_fpga_slow_control_migrated

[/] [uart_fpga_slow_control/] [trunk] - Rev 34

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
34 ADDED: Philips_PC16550dn_datasheet.pdf aborga 4501d 00h /uart_fpga_slow_control/trunk
33 UPDATE: visio simplified diagram aborga 4640d 17h /uart_fpga_slow_control/trunk
32 ADDED: OpenCores_description_html.txt aborga 4641d 16h /uart_fpga_slow_control/trunk
31 ADDED: html version of the different site section back-upped in txt format aborga 4641d 18h /uart_fpga_slow_control/trunk
30 MODIFIED: cosmetic changes on the SoftwareFolder.txt file aborga 4641d 19h /uart_fpga_slow_control/trunk
29 UPDATED: project documentation for the new software features aborga 4641d 19h /uart_fpga_slow_control/trunk
28 ADDED: software folder with python script (simple but stable) and .bat file to load RealTerm with parameters (extremely unstable) aborga 4641d 20h /uart_fpga_slow_control/trunk
27 MODIFIED: small description improvement aborga 4648d 20h /uart_fpga_slow_control/trunk
26 ADDED: screenshot of the simulation output with tb_uart_control.vhd (project tested with modelsim 6) aborga 4722d 17h /uart_fpga_slow_control/trunk
25 MODIFIED: small comment improvement aborga 4722d 19h /uart_fpga_slow_control/trunk
24 UPDATED: added folder testbenches with a generic tb_UART_control.vhd testbench aborga 4722d 20h /uart_fpga_slow_control/trunk
23 MODIFIED:

renamed lantronix_input and lantronix_output (historical)
to uart_din and uart_dout for consistency

propagated also changes in all comments		 aborga 4722d 21h /uart_fpga_slow_control/trunk
22 aborga 4722d 21h /uart_fpga_slow_control/trunk
21 MODIFIED:

renamed lantronix_input and lantronix_output (historical)
to uart_din and uart_dout for consistency

propagated also changes in all comments		 aborga 4722d 22h /uart_fpga_slow_control/trunk
20 MODIFIED: block diagram with new namings for uart din and dout aborga 4722d 22h /uart_fpga_slow_control/trunk
19 MODIFIED:

renamed lantronix_input and lantronix_output (historical)
to uart_din and uart_dout for consistency

propagated also changes in all comments		 aborga 4722d 22h /uart_fpga_slow_control/trunk
18 MODIFIED: removed unnecessary libraries aborga 4723d 19h /uart_fpga_slow_control/trunk
17 DELETED: useless package folder aborga 4723d 20h /uart_fpga_slow_control/trunk
16 MODIFIED: added

uart_rst_i : in std_logic;
uart_leds_o : out std_logic_vector(7 downto 0);

in the entity declaration		 aborga 4723d 20h /uart_fpga_slow_control/trunk
15 UPDATED: email address aborga 4725d 19h /uart_fpga_slow_control/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.