OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] [virtex7_pcie_dma/] - Rev 47

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 Deleted all files, the repository was moved to Nikhef Gitlab, files will come back to OpenCores when it supports git. fransschreuder 1158d 15h /virtex7_pcie_dma
46 New Vivado version, changed regmap clock, added byte enable to regmap
* Updated wupper for Vivado 2018.1
* Byte enable on registermap is now supported
* Fixed i2c mux reset (inversion) on VC709 board
* Regmap is now running on 25 MHz for better timing, this was 41.6 MHz
* registers can now be disabled at build time using the generate statement in the .yaml file		 fransschreuder 2005d 12h /virtex7_pcie_dma
45 Fixed duplicate driver and Vivado 2018.1 PCIe core fransschreuder 2029d 20h /virtex7_pcie_dma
44 EDITED: added image size aborga 2117d 12h /virtex7_pcie_dma
43 ADDED: README.md to be parsed by the OC project page aborga 2117d 17h /virtex7_pcie_dma
42 Added filter in wuppercodegen in order to generate 2d arrays of registers fransschreuder 2462d 17h /virtex7_pcie_dma
41 Added brief description of Wishbone broel 2562d 16h /virtex7_pcie_dma
40 Updated comment header for syscon. broel 2562d 18h /virtex7_pcie_dma
39 Added Wishbone bus to Wupper plus a Wishbone memory as an example. broel 2566d 13h /virtex7_pcie_dma
38 Fixed include of stdint.h broel 2574d 20h /virtex7_pcie_dma
37 * Added WupperCodeGen, a tool to generate the registermap vhdl, c++ and latex doc from a single .YAML file
* Fixed bug: crash when polling enable bits while transferring DMA in two directions at the same time
* Code cleanup
* Updated documentation with WupperCodeGen		 fransschreuder 2575d 12h /virtex7_pcie_dma
36 Updated documentation fransschreuder 2910d 13h /virtex7_pcie_dma
35 FIXED:
* PCIe lock when reading registers on a high frequency
* Added threshold registers for Prog Full of the FromHost fifo
* Code cleanup		 fransschreuder 2964d 18h /virtex7_pcie_dma
34 FIXED:
* Wrong TLP length reported on register writes
* Two simultaneous interrupts were not handled
* XADC wizard for ultrascale devices

Added:
* Added voltage (int, aux, bram) readout on XADC wizards		 fransschreuder 3070d 13h /virtex7_pcie_dma
33 ADDED:
-- supportedtools.tex, again to test the OC repo		 aborga 3115d 11h /virtex7_pcie_dma
32 MODIFIED:
-- minor things just to test OC svn repo		 aborga 3115d 11h /virtex7_pcie_dma
31 Added example application documentation. oussamak 3209d 13h /virtex7_pcie_dma
30 Added:
* Wupper GUI with speed test and chain test
* Added wupper-dma-transfer, wupper-chaintest and wupper-write
* Several bug fixes in the Wupper tools		 oussamak 3209d 14h /virtex7_pcie_dma
29 Improved application to reflect both up and down transfers fransschreuder 3251d 11h /virtex7_pcie_dma
28 Added registermap reset fransschreuder 3251d 14h /virtex7_pcie_dma

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.