OpenCores
URL https://opencores.org/ocsvn/virtex7_pcie_dma/virtex7_pcie_dma/trunk

Subversion Repositories virtex7_pcie_dma

[/] [virtex7_pcie_dma/] [trunk] - Rev 26

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Added sys_clk constraint fransschreuder 3141d 00h /virtex7_pcie_dma/trunk
25 Added scripts and constraints for KCU105 fransschreuder 3141d 00h /virtex7_pcie_dma/trunk
24 Added:
* Support for KCU105 board in code
TODO
* Add constraints and build scripts for KCU105
fransschreuder 3141d 17h /virtex7_pcie_dma/trunk
23 Fixed reset of application registers fransschreuder 3198d 23h /virtex7_pcie_dma/trunk
22 Added dma_soft_reset to trigger register resets fransschreuder 3204d 23h /virtex7_pcie_dma/trunk
21 Fixed BUG http://opencores.org/bug,view,2562 fransschreuder 3213d 20h /virtex7_pcie_dma/trunk
20 Fixed:
* Missing packets if the fifo goes empty during a TLP
* Dynamically change the empty threshold of the main fifo to TLP size
fransschreuder 3227d 18h /virtex7_pcie_dma/trunk
19 * driver/README updated oussamak 3233d 20h /virtex7_pcie_dma/trunk
18 Changed:
* Added drivers
* Added Wupper tools for debugging
* Added card ID register
oussamak 3233d 22h /virtex7_pcie_dma/trunk
17 Changed name of toplevel, to make tree consistent oussamak 3248d 01h /virtex7_pcie_dma/trunk
16 MODIFED:
-- top level name to wupper_oc (including scripts)
aborga 3297d 19h /virtex7_pcie_dma/trunk
15 MODIFIED:
-- Renamed core to Wupper (vhdl files)
-- Changed width of interrupt enable to number_of_interrupts
fransschreuder 3297d 19h /virtex7_pcie_dma/trunk
14 RENAMED:
-- simulation folder
aborga 3297d 20h /virtex7_pcie_dma/trunk
13 RENAMED:
-- script
aborga 3297d 20h /virtex7_pcie_dma/trunk
12 Fixed http://opencores.org/bug,view,2524 fransschreuder 3372d 20h /virtex7_pcie_dma/trunk
11 MODIFIED:
-- updated documentation
aborga 3385d 18h /virtex7_pcie_dma/trunk
10 Changed:
LOC => Package_pin
fransschreuder 3395d 18h /virtex7_pcie_dma/trunk
9 Added actual version information (Build date and svn revision) in BOARD_ID register fransschreuder 3424d 16h /virtex7_pcie_dma/trunk
8 Changed:
* Added support for circular DMA (wrap around)
* Fixed Read / Write interrupts
fransschreuder 3424d 23h /virtex7_pcie_dma/trunk
7 Changed:
* Simplified address calculation to relax timing
* Changed slow register clock from 40 MHz to 250/6=41.667MHz to relax timing
* Omit need of external clock crystal on the board (all clocks are now derived from the 100MHz pcie refclk
* Added support for the High tech Global HTG710 board
fransschreuder 3464d 19h /virtex7_pcie_dma/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.