OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [memlib/] [memlib.vhd] - Rev 38

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 Tag final OpenCores release w11a_V0.74 wfjm 2770d 14h /w11/tags/w11a_V0.74/rtl/vlib/memlib/memlib.vhd
36 - Code base cleaned-up for vivado, fsm now inferred
- xsim support complete (but many issues to be resolved yet)
- Added configurable w11a cache
- Removed some never documented and now strategically obsolete designs
wfjm 2938d 16h /w11/tags/w11a_V0.74/rtl/vlib/memlib/memlib.vhd
29 - added support for Vivado
- added support for Nexys4 and Basys3 boards
- added RL11 disk support
- lots of documentation updated
wfjm 3413d 12h /w11/tags/w11a_V0.74/rtl/vlib/memlib/memlib.vhd
13 - interim release w11a_V0.532 (untagged)
- re-organize modules 'human I/O' interface on Digilent boards
- add test designs for 'human I/O' interface for atlys,nexys2, and s3board
- small updates in crc8 and dcm areas
- with one exception all vhdl sources use now numeric_std
wfjm 4618d 19h /w11/tags/w11a_V0.74/rtl/vlib/memlib/memlib.vhd
12 - interim release w11a_V0.531 (untagged)
- many small changes to prepare upcoming support for Spartan-6 and
usage of Cypress FX2 USB interface on nexys2/3 and atlys boards
wfjm 4687d 11h /w11/tags/w11a_V0.74/rtl/vlib/memlib/memlib.vhd
2 initial source upload (no docs yet) wfjm 5117d 13h /w11/tags/w11a_V0.74/rtl/vlib/memlib/memlib.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.