OpenCores
URL https://opencores.org/ocsvn/wbddr3/wbddr3/trunk

Subversion Repositories wbddr3

[/] [wbddr3/] [trunk/] [bench/] [cpp/] [ddrsdram_tb.cpp] - Rev 18

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 We now pass all tests again--this time for a 4:1 controller, with a CAS of 5
and a CWL of 5. This is designed for a memory running at 320MHz,
transmitting across the data lines as 640Mbps, and yet running internally at
only 80MHz.		 dgisselq 2867d 02h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
16 New, modified code, now works in simulation!! dgisselq 2895d 06h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
14 Lots of changes. Redesigned the refresh logic, and the activate/precharge
logic. While it's still not working on the hardware, it looks better than
before. (I also caught some bugs in the MRx register settings ...)		 dgisselq 2911d 03h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
13 Cleanup, bug fixes--sadly, the code no longer works, so while it's "better"
in that it can build at 200MHz, it no longer works in the Verilator simulation.		 dgisselq 2912d 02h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
12 Added the write-read and write-precharge extra delays into both module and
simulation.		 dgisselq 2913d 07h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
10 This might just work ... at least, it passes my testbench. dgisselq 2913d 09h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
9 Making progress: The singular write and pipe read tests work. Random pipe
reads still failing.		 dgisselq 2913d 09h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
8 Singular reads and writes now work (in the Verilator simulator)--just not
pipelined reads or writes.		 dgisselq 2913d 18h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
7 Make lots of progress. Reset works, and refresh is within a clock measurement
or two of working properly. Singular sequential writes work as well.		 dgisselq 2915d 03h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
6 Lots of bug fixes. The controller now proceeds through the proper reset
logic into the first write. This includes activating the needed bank and the
next one, and then issuing the write command. It doesn't complete the write
command yet, but that's the next step.		 dgisselq 2916d 03h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp
4 Work continues. A preliminary test-bench has been created. The core
has yet to pass through the reset cycle yet, so there's a lot of work
still to be done.		 dgisselq 2917d 01h /wbddr3/trunk/bench/cpp/ddrsdram_tb.cpp

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.