OpenCores
URL https://opencores.org/ocsvn/wbddr3/wbddr3/trunk

Subversion Repositories wbddr3

[/] [wbddr3/] [trunk/] [bench/] [cpp/] [ddrsdramsim.h] - Rev 18

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 We now pass all tests again--this time for a 4:1 controller, with a CAS of 5
and a CWL of 5. This is designed for a memory running at 320MHz,
transmitting across the data lines as 640Mbps, and yet running internally at
only 80MHz.		 dgisselq 2970d 11h /wbddr3/trunk/bench/cpp/ddrsdramsim.h
16 New, modified code, now works in simulation!! dgisselq 2998d 16h /wbddr3/trunk/bench/cpp/ddrsdramsim.h
14 Lots of changes. Redesigned the refresh logic, and the activate/precharge
logic. While it's still not working on the hardware, it looks better than
before. (I also caught some bugs in the MRx register settings ...)		 dgisselq 3014d 12h /wbddr3/trunk/bench/cpp/ddrsdramsim.h
13 Cleanup, bug fixes--sadly, the code no longer works, so while it's "better"
in that it can build at 200MHz, it no longer works in the Verilator simulation.		 dgisselq 3015d 11h /wbddr3/trunk/bench/cpp/ddrsdramsim.h
12 Added the write-read and write-precharge extra delays into both module and
simulation.		 dgisselq 3016d 16h /wbddr3/trunk/bench/cpp/ddrsdramsim.h
6 Lots of bug fixes. The controller now proceeds through the proper reset
logic into the first write. This includes activating the needed bank and the
next one, and then issuing the write command. It doesn't complete the write
command yet, but that's the next step.		 dgisselq 3019d 12h /wbddr3/trunk/bench/cpp/ddrsdramsim.h
4 Work continues. A preliminary test-bench has been created. The core
has yet to pass through the reset cycle yet, so there's a lot of work
still to be done.		 dgisselq 3020d 10h /wbddr3/trunk/bench/cpp/ddrsdramsim.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.