OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [verilog/] [Makefile] - Rev 15

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 Added a set of lite-UARTs that only handle 8N1 to the repository. dgisselq 2774d 07h /wbuart32/trunk/bench/verilog/Makefile
5 Created independent peripheral, several toplevel tests, and updated documentation to match. dgisselq 2854d 21h /wbuart32/trunk/bench/verilog/Makefile
2 A first version to be checked in. The rxuart.v and txuart.v files have been
well tested elsewhere, although the test setup here has not been as well tested.
Still, type 'make test' in the base directory and you will get an assurance
that the entire thing works--if you would like.
dgisselq 2988d 06h /wbuart32/trunk/bench/verilog/Makefile

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.