OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] - Rev 65

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Parameterize delays based on number of RAM wait states. rehayes 5289d 23h /xgate
64 Fixed more bugs related to wait states and debug mode. rehayes 5289d 23h /xgate
63 Remove historical output ports that are no longer used. rehayes 5299d 23h /xgate
62 Cleanup implicit wire declarations. rehayes 5299d 23h /xgate
61 Update to RISC block to fix DEBUG mode, testbench update rehayes 5306d 22h /xgate
60 Add ability at insert wait states on RAM access rehayes 5306d 22h /xgate
59 Fix bug in entering DEBUG mode from WB bus command rehayes 5306d 22h /xgate
58 WISHBONE Bus update. rehayes 5358d 22h /xgate
57 Traded 16 data registers for 5 address regester when wait states are enabled. rehayes 5359d 01h /xgate
56 Extensive changes to testbench and the Xgate master bus interface and the way the RISC handles wait states. rehayes 5375d 02h /xgate
55 Minor change to instruction set details. rehayes 5375d 02h /xgate
54 complete rewrite of the bus arbitration module. Moved system test registers to new WISHBONE slave module. rehayes 5375d 02h /xgate
53 Extensive changes to fix errors in how wait state are handled by the master bus interface and the RISC control logic. Fix to slave mode WISHBONE ack signal. rehayes 5375d 02h /xgate
52 Minor changes to aide waveform debug rehayes 5375d 02h /xgate
51 Corrections to ADC and SBC instructions, First pass at documentaion instruction set details rehayes 5390d 22h /xgate
50 incremental update to match status bit changes rehayes 5390d 22h /xgate
49 First pass with instruction set details rehayes 5390d 23h /xgate
48 Update for SBC ana ADC condition code changes rehayes 5390d 23h /xgate
47 Fix status bit error in ADC and SBC instruction, fix error in thread startup. rehayes 5390d 23h /xgate
46 Update to remove stack registers and add new register text. rehayes 5422d 21h /xgate

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.