OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [doc/] [src] - Rev 85

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5100d 13h /xgate/trunk/doc/src
80 Added IRQ bypass registers and Test bench appendix rehayes 5163d 09h /xgate/trunk/doc/src
79 Added IRQ bypass registers and Test bench appendix rehayes 5163d 09h /xgate/trunk/doc/src
70 Updated with interrupt bypass controll registers. rehayes 5192d 14h /xgate/trunk/doc/src
55 Minor change to instruction set details. rehayes 5297d 14h /xgate/trunk/doc/src
49 First pass with instruction set details rehayes 5313d 11h /xgate/trunk/doc/src
45 Update to remove stack registers and add new register text. rehayes 5345d 09h /xgate/trunk/doc/src
41 Update for singel program counter added, WISHBONE Slave bus word addressability and byte selection rehayes 5348d 10h /xgate/trunk/doc/src
33 Update with some new pin information rehayes 5376d 15h /xgate/trunk/doc/src
22 Updated with figures and some new features rehayes 5409d 10h /xgate/trunk/doc/src
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5436d 11h /xgate/trunk/doc/src
2 Initial Checkin rehayes 5444d 08h /xgate/trunk/doc/src

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.