OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate] - Rev 23

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
23 Oct 7, 2009 Update rehayes 5393d 02h /xgate
22 Updated with figures and some new features rehayes 5393d 02h /xgate
21 Added timeout, total error count, and XGCHN test rehayes 5393d 02h /xgate
20 Added event signal for compare error tracking in top level test bench. rehayes 5393d 02h /xgate
19 Verilog memory image for testing rehayes 5393d 02h /xgate
18 Complete XGCHN test code rehayes 5393d 02h /xgate
17 Additions for XGCHID debug commands rehayes 5393d 02h /xgate
16 Copy of what was in the bench directory rehayes 5393d 03h /xgate
15 Fix R1 load at boot up, add debug features rehayes 5406d 00h /xgate
14 Sept 23 2009 Change update rehayes 5407d 02h /xgate
13 Debug functions test code rehayes 5407d 02h /xgate
12 Single step debug working, added software error interrupt output, added WISHBONE master module, fixed control register bits rehayes 5407d 02h /xgate
11 Update with Single Step debuging test rehayes 5407d 03h /xgate
10 Minor Cleanup rehayes 5412d 03h /xgate
9 Update for new testbench usage rehayes 5413d 01h /xgate
8 Clean up, Fix default ISR rehayes 5413d 01h /xgate
7 Fix to take advantage of change to sconv program. rehayes 5419d 00h /xgate
6 Update to create output file name from input file name by changing extension to .v rehayes 5419d 00h /xgate
5 Update for memory wait states, testbench and instruction decoder simplified for synthesis rehayes 5420d 03h /xgate
4 Clean up rehayes 5428d 00h /xgate

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.