OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate] - Rev 85

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
85 Corrections to instruction set details example code, added test bench debugger. rehayes 5205d 08h /xgate
84 Added notes on SKIPJACK encrypt/decrypt applications, testbench debugger and user guide corrections. rehayes 5205d 08h /xgate
83 Add subroutine quailifier. rehayes 5205d 08h /xgate
82 Added debug module to assist in software debugging. rehayes 5206d 02h /xgate
81 Initial checkin of the SKIPJACK encrypt/decrypt application program rehayes 5206d 03h /xgate
80 Added IRQ bypass registers and Test bench appendix rehayes 5268d 04h /xgate
79 Added IRQ bypass registers and Test bench appendix rehayes 5268d 04h /xgate
78 Added IRQ bypass registers and Test bench appendix rehayes 5268d 04h /xgate
77 Documentation update rehayes 5268d 04h /xgate
76 Updated xgate_risc.v for xlink synthesis warnings. rehayes 5291d 05h /xgate
75 Fixed xlink synthesis warnings noted by Nachiket Jugade, missing else statment for chid_sm_ns line 393, mising default on shifter lines 2382 rehayes 5291d 05h /xgate
74 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5296d 06h /xgate
73 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5296d 06h /xgate
72 Code cleanup, eliminated index 0 of input and output interrupts. rehayes 5296d 06h /xgate
71 Added irq bypass registers to rtl, testbench and doc. rehayes 5297d 08h /xgate
70 Updated with interrupt bypass controll registers. rehayes 5297d 09h /xgate
69 New test to verify irq interrupt priority encoder. rehayes 5297d 09h /xgate
68 Added new test for interrupt priority and updated WISHBONE slave module with semaphore register. rehayes 5297d 09h /xgate
67 Added irq bypass function and controll registers. Made lowest interrupt index highest priority. rehayes 5297d 09h /xgate
66 Fix testbench and RISC core related to debug mode and wait states. rehayes 5317d 05h /xgate

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.