OpenCores
URL https://opencores.org/ocsvn/xge_mac/xge_mac/trunk

Subversion Repositories xge_mac

[/] [xge_mac/] [trunk] - Rev 27

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Fix octets stats on barrel shift transitions antanguay 4328d 07h /xge_mac/trunk
26 Fix packet count antanguay 4334d 07h /xge_mac/trunk
25 Timing improvements, reduced FIFO size from 1024 to 512 antanguay 4334d 09h /xge_mac/trunk
24 Use FIFO's for statistics clock domain crossing antanguay 4334d 11h /xge_mac/trunk
23 Adding basic packet stats antanguay 4334d 16h /xge_mac/trunk
22 Added prototype system verilog testbench antanguay 4336d 13h /xge_mac/trunk
21 Improvements for timing, adding alternate FIFO design using XIL define antanguay 4336d 13h /xge_mac/trunk
20 Updates for Xilinx synthesis antanguay 4626d 08h /xge_mac/trunk
19 Updates for 32/64 bit systems antanguay 4801d 09h /xge_mac/trunk
18 Updates for linux 32-bit antanguay 4802d 05h /xge_mac/trunk
17 Fixed deprecated SystemC warnings antanguay 4804d 13h /xge_mac/trunk
16 Rename tb_xge_mac.v to sv extension to fix issue with newer Modelsim antanguay 4804d 20h /xge_mac/trunk
15 Updated for Verilator 3.813 antanguay 4823d 20h /xge_mac/trunk
14 Change interface to big endian, added serdes examples to testbench antanguay 5412d 14h /xge_mac/trunk
13 Change interface to big endian, added serdes examples to testbench antanguay 5412d 15h /xge_mac/trunk
12 Change interface to big endian, added serdes examples to testbench antanguay 5412d 15h /xge_mac/trunk
11 Fixed clock crossing antanguay 5518d 13h /xge_mac/trunk
10 Added details to spec antanguay 5616d 08h /xge_mac/trunk
7 New directory structure. root 5691d 01h /xge_mac/trunk
6 Updated spec. Added mod[2:0] signals. Timing improvements. antanguay 5967d 08h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.