OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [cpp/] [pipecmdr.h] - Rev 116

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Fixes a compiler warning about signed versus unsigned comparison, by forcing
the comparison to be signed.
dgisselq 2892d 04h /xulalx25soc/trunk/bench/cpp/pipecmdr.h
94 Fixes a bug which had caused the device to die artificially and early, just
simply because the program connecting to the simulator shut its pipe down before
getting our last message. We now ignore this signal and continue.
dgisselq 2932d 18h /xulalx25soc/trunk/bench/cpp/pipecmdr.h
75 Added simulation capability for the SD-Card, as well as debugging output for the
DMA. (The SD-Card debug may not be fully featured, yet, but it has gotten me
to where I can talk to the card.)
dgisselq 2938d 14h /xulalx25soc/trunk/bench/cpp/pipecmdr.h
47 Fixes the "NAN" clocks/second output, as well as making input timing come closer
to a realistic timing. (I actually don't know what timing the JTAG port is
providing, but ... the new timer is closer.)
dgisselq 3016d 18h /xulalx25soc/trunk/bench/cpp/pipecmdr.h
37 These fixes were necessary to get the SDRAM into a working simulation
capability. It is finally what it was supposed to be: cycle accurate. Sadly,
to do this, I did need to make a subtle change to rtl/wbsdram.v. (I was having
a problem with external input clocking in Verilator. This fixes it--but its
a Verilator only change--to rtl/wbsdram.v that is.)
dgisselq 3024d 18h /xulalx25soc/trunk/bench/cpp/pipecmdr.h
4 Here's an initial, albeit incomplete, build. dgisselq 3099d 13h /xulalx25soc/trunk/bench/cpp/pipecmdr.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.