OpenCores
URL https://opencores.org/ocsvn/altor32/altor32/trunk

Subversion Repositories altor32

[/] - Rev 45

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
45 Fix use before declaration (fails on older ISE variants). ultra_embedded 3647d 20h /
44 Add single step support ultra_embedded 3695d 23h /
43 Add GDB stub ultra_embedded 3696d 04h /
42 - Add some basic drivers ultra_embedded 3710d 03h /
41 - Add some documentation ultra_embedded 3710d 03h /
40 - Add support for 2 way instruction cache (not yet enabled)
- Bug fixes and tidy up
ultra_embedded 3710d 03h /
39 Bug fix interrupt handling after last update. ultra_embedded 3714d 23h /
38 - Add icarus sim to makefile ultra_embedded 3724d 08h /
37 - Add icarus sim test
- Adopt consistent naming scheme
- Simplify instruction cache
ultra_embedded 3724d 08h /
36 Various performance improvements and bug fixes. ultra_embedded 3729d 21h /
35 Add or1knd-elf built for x86_64 linux. ultra_embedded 3753d 05h /
34 Add cutdown non-pipelined version of core. ultra_embedded 3753d 06h /
33 Bug fixes for instruction simulator. ultra_embedded 3823d 01h /
32 Switch memory interfaces to Wishbone (pipelined).
Various bug fixes and improvements.
ultra_embedded 3823d 01h /
31 Improvements to the execute stage logic. ultra_embedded 3843d 01h /
30 Fix verilog issues which break in XST. ultra_embedded 3927d 04h /
29 Added top level makefile ultra_embedded 3927d 07h /
28 Added instruction set simulator ultra_embedded 3927d 07h /
27 Initial drop of AltOR32 v2 ultra_embedded 3928d 00h /
26 Prepare for new release ultra_embedded 3928d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.